Average-Case Lower Bounds and Satisfiability Algorithms for Small Threshold Circuits

نویسندگان

  • Ruiwen Chen
  • Rahul Santhanam
  • Srikanth Srinivasan
چکیده

We show average-case lower bounds for explicit Boolean functions against bounded-depth thresh-old circuits with a superlinear number of wires. We show that for each integer d > 1, there isεd > 0 such that Parity has correlation at most 1/nΩ(1) with depth-d threshold circuits whichhave at most n1+εd wires, and the Generalized Andreev Function has correlation at most 1/2nwith depth-d threshold circuits which have at most n1+εd wires. Previously, only worst-case lowerbounds in this setting were known [22].We use our ideas to make progress on several related questions. We give satisfiability algo-rithms beating brute force search for depth-d threshold circuits with a superlinear number ofwires. These are the first such algorithms for depth greater than 2. We also show that Paritycannot be computed by polynomial-size AC0 circuits with no(1) general threshold gates. Previ-ously no lower bound for Parity in this setting could handle more than log(n) gates. This resultalso implies subexponential-time learning algorithms for AC0 with no(1) threshold gates underthe uniform distribution. In addition, we give almost optimal bounds for the number of gates ina depth-d threshold circuit computing Parity on average, and show average-case lower boundsfor threshold formulas of any depth.Our techniques include adaptive random restrictions, anti-concentration and the structuraltheory of linear threshold functions, and bounded-read Chernoff bounds. 1998 ACM Subject Classification F.1.3 Complexity Measures and Classes

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Bounded Depth Circuits with Weighted Symmetric Gates: Satisfiability, Lower Bounds and Compression

A Boolean function f : {0, 1} → {0, 1} is weighted symmetric if there exist a function g : Z → {0, 1} and integers w0, w1, . . . , wn such that f(x1, . . . , xn) = g(w0 + ∑n i=1 wixi) holds. In this paper, we present algorithms for the circuit satisfiability problem of bounded depth circuits with AND, OR, NOT gates and a limited number of weighted symmetric gates. Our algorithms run in time sup...

متن کامل

Finding Hard Instances of the Satisfiability Problem

Finding sets of hard instances of propositional satissability is of interest for understanding the complexity of SAT, and for experimentally evaluating SAT algorithms. In discussing this we consider the performance of the most popular SAT algorithms on random problems, the theory of average case complexity, the threshold phenomenon, known lower bounds for certain classes of algorithms, and the ...

متن کامل

Parameterized Complexity of DPLL Search Procedure

Zusammenfassung: We study the performance of DPLL algorithms on parameterized problems. In particular, we investigate how difficult it is to decide whether small solutions exist for satisfiability and other combinatorial problems. For this purpose we develop a Prover-Delayer game which models the running time of DPLL procedures and we establish an information-theoretic method to obtain lower bo...

متن کامل

Algorithms and Lower Bounds for Threshold Circuits

A fundamental purpose of theory of computation is to understand differences between uniform computation and nonuniform one. In particular, Boolean circuit has been studied in an area of nonuniform computation models, because Boolean circuits are natural formalization of computer architecture and hardware. Boolean circuit is compared with uniform computation expressed as fixed size programs whic...

متن کامل

Design, Development and Evaluation of an Orange Sorter Based on Machine Vision and Artificial Neural Network Techniques

ABSTRACT- The high production of orange fruit in Iran calls for quality sorting of this product as a requirement for entering global markets. This study was devoted to the development of an automatic fruit sorter based on size. The hardware consisted of two units. An image acquisition apparatus equipped with a camera, a robotic arm and controller circuits. The second unit consisted of a robotic...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • Electronic Colloquium on Computational Complexity (ECCC)

دوره 22  شماره 

صفحات  -

تاریخ انتشار 2015